Filter
Top Products
– 9 –
ICX418AKL
(3) Horizontal transfer clock waveform
(4) Reset gate clock waveform
VRGLH is the maximum value and VRGLL is the minimum value of the coupling waveform during the period from
Point A in the above diagram until the rising edge of RG. In addition, VRGL is the average value of VRGLH and
VRGLL.
VRGL = (VRGLH + VRGLL)/2
Assuming VRGH is the minimum value during the period twh, then:
VφRG = VRGH – VRGL
Negative overshoot level during the falling edge of RG is VRGLm.
(5) Substrate clock waveform
100%
90%
10%
0%
V
SUB
tr tftwh
φM
2
φM
VφSUB
tr twh tf
90%
10%
twl
Vφ
H
V
HL
Point A
twl
Vφ
RG
VRGH
VRGL
VRGLH
RG waveform
V
RGLL
Hφ1 waveform
twhtr tf
+2.5V
VRGLm
VRGL + 0.5V