![](http://pdfasset.owneriq.net/e/6e/e6e5e1d7-142a-4f5e-8138-ab300172e14c/e6e5e1d7-142a-4f5e-8138-ab300172e14c-bg37.png)
DSP_fft32x32
4-27 C64x+ DSPLIB Reference
Implementation Notes
- Bank Conflicts: No bank conflicts occur.
- Interruptibility: The code is interruptible.
- The routine uses log
4
(nx) − 1 stages of radix-4 transform and performs
either a radix-2 or radix-4 transform on the last stage depending on nx. If
nx is a power of 4, then this last stage is also a radix-4 transform, otherwise
it is a radix-2 transform.
- See the fft16x16t implementation notes, as similar ideas are used.
Benchmarks Cycles (12 * nx/8 + 12) * ceil[log
4
(nx) − 1] + 6 * nx/4 + 79
Codesize 1056 bytes