Philips Semiconductors
TDA9964
12-bit, 3.0 V, 30 Msps analog-to-digital interface for CCD cameras
Objective specification Rev. 03 — 16 January 2001 15 of 23
9397 750 07918
© Philips Electronics N.V. 2001. All rights reserved.
11. Application information
Table 12: Output enable control by serial interface (register address A3 = 0, A2 = 0,
A1 = 1 and A0 = 1); output enable pin (
OE) connected to ground
SD6 ADC digital outputs D11 to D0
0 high impedance
1 active binary
(1) Pins SEN and VSYNC should be interconnected when the vertical sync signal is not available.
(2) Input signals IN, SHD and SHP must be adjusted to comply with timing signals t
h(IN;SHP)
and t
h(IN;SHD)
(see Section 10
“Characteristics”).
Fig 11. Application diagram.
handbook, full pagewidth
FCE525
1
2
3
4
5
6
7
8
9
10
11
36
48 47 46 45 44 43 42 41 40 39 38 37
13 14 15 16 17 18 19 20 21 22 23 24
35
34
33
32
31
30
29
28
27
26
12
25
TDA9964
D11
D10
D9
D8
D6
D5
D4
D3
D2
V
CCO
V
CCA1
V
CCA2
AGND1
AGND2
IN
AGND3
CPCDS1
OFDOUT
TEST
D7
SHP
SHD
CLPOB
BLK
V
CCA4
AGND6
STDBY
CLPDM
OGND2
OE
V
CCO2
CLK
CPCDS2
DCLPC
AGND5
V
CCA3
V
CCD1
V
CCO1
SCLK
SEN
VSYNC
OPGA
OPGAC
SDATA
AGND4
DGND1
OGND1
serial
interface
V
CCA
V
CCA
CCD
(2)
V
CCA
V
CCO
100 nF
100 nF
100
nF
V
CCD
100 nF
V
CCA
100 nF
V
CCD
100 nF
1 µF
1
µF
1
µF
1
µF
(1)
(2) (2)
D0
D1
V
CCD