Filter
Top Products
1−5
• External cycle timer control for customized synchronization
• Extended resume signaling for compatibility with legacy DV components
• PHY-Link logic performs system initialization and arbitration functions
• PHY-Link encode and decode functions included for data-strobe bit level encoding
• PHY-Link incoming data resynchronized to local clock
• Low-cost 24.576-MHz crystal provides transmit and receive data at 100M bits/s, 200M bits/s, and 400M
bits/s
• Node power class information signaling for system power management
• Register bits give software control of contender bit, power class bits, link active control bit, and IEEE Std
1394a-2000 features
• Isochronous receive dual-buffer mode
• Out-of-order pipelining for asynchronous transmit requests
• Register access fail interrupt when the PHY SCLK is not active
• PCI power-management D0, D1, D2, and D3 power states
• Initial bandwidth available and initial channels available registers
• PME
support per 1394 Open Host Controller Interface Specification
• Advanced submicron, low-power CMOS technology
1.3 Related Documents
• Advanced Configuration and Power Interface (ACPI) Specification (Revision 2.0)
• 1394 Open Host Controller Interface Specification (Release 1.1)
• IEEE Standard for a High Performance Serial Bus (IEEE Std 1394-1995)
• IEEE Standard for a High Performance Serial Bus—Amendment 1 (IEEE Std 1394a-2000)
• PC Card Standard (Release 8.1)
• PCI Bus Power Management Interface Specification (Revision 1.1)
• Serial Bus Protocol 2 (SBP-2)
• Serialized IRQ Support for PCI Systems
• PCI Mobile Design Guide
• PCI Bus Power Management Interface Specification for PCI to CardBus Bridges
• PCI14xx Implementation Guide for D3 Wake-Up
• PCI to PCMCIA CardBus Bridge Register Description
• Texas Instruments TPS2224 and TPS2226 product data sheet, SLVS317
• Texas Instruments TPS2223A product data sheet, SLVS428
• Texas Instruments TPS2228 product data sheet, SLVS419
• PCI Local Bus Specification (Revision 2.3)
• PCMCIA Proposal (262)
• The Multimedia Card System Specification, Version 3.31