Filter
Top Products
Page 40 Epson Research and Development
Vancouver Design Center
S1D13708 Programming Notes and Examples
X39A-G-003-01 Issue Date: 01/11/20
ADVANCE
D
IN
F
ORMATION
Subje
ct to C
ha
nge
Note
Truncate all fractional values before writing to the address registers.
Note
SwivelView 0° and 180° require the PIP
+
width to be a multiple of 32 ÷ bits-per-pixel.
SwivelView 90° and 270° require the PIP
+
height to be a multiple of 32 ÷ bits-per-pixel.
If this is not possible, refer to Section 8.4, “Limitations” .
PIP
+
Line Address Offset
The PIP
+
Line Address Offset register indicates the number of dwords per line in the PIP
+
window image.
The image width must be a multiple of 32 ÷ bpp. If the image width is not such a multiple,
a slightly larger width must be chosen (see Section 8.4, “Limitations” ).
PIP
+
width and PIP
+
height refer to the PIP
+
dimensions as seen in SwivelView 0°
(landscape mode). Stride is the number of bytes required for one line of the image; the
offset register represents the stride in DWORD steps.
PIP
+
Stride = image width × bpp ÷ 8
For SwivelView 0° and 180°,
PIP
+
Width=((REG[8Dh],REG[8Ch]) - (REG[85h],REG[84h]) + 1) × (32 ÷ bpp)
PIP
+
Height=(REG[91h],REG[90h]) - (REG[89h],REG[88h]) + 1
For SwivelView 90° and 270°,
PIP
+
Width=((REG[91h],REG[90h]) - (REG[89h],REG[88h]) + 1) × (32 ÷ bpp)
PIP
+
Height=(REG[8Dh],REG[8Ch]) - (REG[85h],REG[84h]) + 1
Note
Image width can be larger than PIP
+
width (or PIP
+
height, for SwivelView 90° or
270°).
PIP
+
Window Line Address Offset Register 0
REG[80h] Read/Write
PIP
+
Window Line Address Offset Bits 7-0
76543210
PIP
+
Window Line Address Offset Register 1
REG[81h] Read/Write
n/a
PIP
+
Window Line Address
Offset Bits 9-8
7 6 5 4 3 210